A source code debugging environment supporting Verilog, VHDL, and SystemVerilog with synchronized views of code, waveforms, state diagrams, and schematics.

A toolset for evaluating and analyzing SystemVerilog Assertions, enabling assertion coverage measurement and debugging without resimulation.