A synthesis solution for designing PLDs, FPGAs, and ASICs, supporting VHDL or Verilog, with advanced synthesis algorithms and device independence.

An HDL design environment offering visualization, analysis, creation editors, and project management for RTL design.