A chip-level RC parasitic parameter extraction tool for digital, analog, and SoC designs, supporting large-scale integration and advanced process modeling.

A device-level parasitic parameter field solver using random walk methods for efficient and accurate parasitic capacitance and resistance extraction.