A Verilog IP core that interfaces frame buffer memory via AMBA AXI protocol to drive TFT LCD/OLED display panels with resolutions from 320×240 up to 8K.

A Verilog RTL IP core providing 1 to 16 independent DMA channels for high-throughput data transfers over AMBA AXI4 interconnects.