Data Vortex - Crunchbase Company Profile & Funding

Q: Where is Data Vortex's headquarters?

Data Vortex is located in Austin, Texas, United States.

Overview

Data Vortex

Growth Score

Heat Score

Company Performance Metrics

Score

Trend

About These Metrics

AI Content may contain mistakes and is not legal, financial or investment advice.

Learn more.

Growth Score - The measure of growth based on company activity, operational metrics, and investments

Growth Trend - The change in the growth score over the given time period

Heat Score - The measure of the market interest, media activity, and Crunchbase profile activity

Heat Trend - The change in the heat score over the given time period

See more interactive data and historical milestones on desktop for the best experience

About Data Vortex

CB Rank

417012

Data Vortex designs network technologies on chip IP blocks and implementation areas.

Founded

obfuscation

Private

Austin, Texas, United States

11-50

www.datavortex.com

Computer

Information Services

Network Hardware

Software

Key People

Kim Bates: Chief Strategy Officer
Ryan Hurst: President

Details

Legal Name

Interactic Holdings, LLC.

Operating Status

Active

Company Type

For Profit

Founders

Coke S. Reed

About the Company

Data Vortex designs and produces revolutionary, congestion-free switch technologies and software to enable large-scale, grained, parallel computers to solve the hardest problems in science and industry. With a patent-protected network switch, multiple processors are able to communicate efficiently.

Phone Number

+1 737 202 4551

Contact Email

contact@datavortex.com

Predictions & Insights

Growth Prediction

See this Growth Prediction

Products & Services

Data Vortex Network on Chip® IP Block

A parameterizable network switch IP block designed for integration in AI, HPC, cloud, and big graph data analytics hardware, providing low latency and scalable data movement between compute, memory, and I/O.

Data Vortex® Switch

A self-routing, parameterizable network switch with a unique topology that enables scalable, congestion-free data movement with low latency, implemented in RTL for ASICs, FPGAs, and accelerators.